


## Nanopower (900 nA), high accuracy (150 $\mu$ V) 5 V CMOS operational amplifier

Datasheet - production data



### Features

- Submicro ampere current consumption:  $I_{cc} = 900$  nA typ at 25 °C
- Low offset voltage: 150  $\mu$ V max at 25 °C, 235  $\mu$ V max over full temperature range (-40 to 85 °C)
- Low noise over 0.1 to 10 Hz bandwidth: 3.6  $\mu$ Vpp
- Low supply voltage: 1.5 V - 5.5 V
- Rail-to-rail input and output
- Gain bandwidth product: 11.5 kHz typ
- Low input bias current: 10 pA max at 25 °C
- High tolerance to ESD: 4 kV HBM

### Benefits

- More than 25 years of typical equivalent lifetime supplied by a 220 mA.h CR2032 coin type Lithium battery
- High accuracy without calibration
- Tolerance to power supply transient drops

### Related products

- See [TSU101](#), [TSU102](#) and [TSU104](#) for further power savings
- See [TSZ121](#), [TSZ122](#) and [TSZ124](#) for increased accuracy

### Applications

- Gas sensors: CO, O<sub>2</sub>, and H<sub>2</sub>S
- Alarms: PIR sensors
- Signal conditioning for energy harvesting and wearable products
- Ultra long-life battery-powered applications
- Battery current sensing
- Active RFID tags

### Description

The TSU111 operational amplifier (op amp) offers an ultra low-power consumption of 900 nA typical and 1.2  $\mu$ A maximum when supplied by 3.3 V. Combined with a supply voltage range of 1.5 V to 5.5 V, these features allow the TSU111 to be efficiently supplied by a coin type Lithium battery or a regulated voltage in low-power applications.


The high accuracy of 150  $\mu$ V max and 11.5 kHz gain bandwidth make the TSU111 ideal for sensor signal conditioning, battery supplied, and portable applications.

## Contents

<b>1</b>	<b>Package pin connections.....</b>	<b>3</b>
<b>2</b>	<b>Absolute maximum ratings and operating conditions .....</b>	<b>4</b>
<b>3</b>	<b>Electrical characteristics .....</b>	<b>5</b>
<b>4</b>	<b>Electrical characteristic curves .....</b>	<b>11</b>
<b>5</b>	<b>Application information .....</b>	<b>16</b>
5.1	Nanopower applications .....	16
5.1.1	Schematic optimization aiming for nanopower .....	17
5.1.2	PCB layout considerations .....	17
5.2	Rail-to-rail input .....	18
5.3	Input offset voltage drift over temperature .....	18
5.4	Long term input offset voltage drift .....	18
5.5	Using the TSU111 with sensors .....	20
5.5.1	Electrochemical gas sensors .....	20
5.6	Fast desaturation .....	21
5.7	Using the TSU111 in comparator mode .....	21
5.8	ESD structure of the TSU111 .....	22
5.9	EMI robustness of nanopower devices .....	22
<b>6</b>	<b>Package information .....</b>	<b>23</b>
6.1	SC70-5 (or SOT323-5) package information .....	24
6.2	DFN6 1.2x1.3 package information .....	25
<b>7</b>	<b>Ordering information.....</b>	<b>28</b>
<b>8</b>	<b>Revision history .....</b>	<b>29</b>

# 1 Package pin connections

Figure 1: Pin connections for each package (top view)



## 2 Absolute maximum ratings and operating conditions

Table 1: Absolute maximum ratings (AMR)

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Supply voltage <sup>(1)</sup>	6	V	
V <sub>id</sub>	Differential input voltage <sup>(2)</sup>	±V <sub>CC</sub>		
V <sub>in</sub>	Input voltage <sup>(3)</sup>	(V <sub>CC-</sub> ) - 0.2 to (V <sub>CC+</sub> ) + 0.2		
I <sub>in</sub>	Input current <sup>(4)</sup>	10	mA	
T <sub>stg</sub>	Storage temperature	-65 to 150	°C	
T <sub>j</sub>	Maximum junction temperature	150		
R <sub>thja</sub>	Thermal resistance junction-to-ambient <sup>(5) (6)</sup>	DFN6 1.2x1.3	232	°C/W
		SC70-5	205	
ESD	HBM: human body model <sup>(7)</sup>	4000	V	
	CDM: charged device model <sup>(8)</sup>	1500		
	Latch-up immunity <sup>(9)</sup>	200	mA	

**Notes:**

- <sup>(1)</sup>All voltage values, except the differential voltage are with respect to the network ground terminal.
- <sup>(2)</sup>The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.
- <sup>(3)</sup>(V<sub>CC+</sub>) - V<sub>in</sub> must not exceed 6 V, V<sub>in</sub> - (V<sub>CC-</sub>) must not exceed 6 V.
- <sup>(4)</sup>The input current must be limited by a resistor in-series with the inputs.
- <sup>(5)</sup>R<sub>th</sub> are typical values.
- <sup>(6)</sup>Short-circuits can cause excessive heating and destructive dissipation.
- <sup>(7)</sup>Related to ESDA/JEDEC JS-001 Apr. 2010
- <sup>(8)</sup>Related to JEDEC JESD22-C101-E Dec. 2009
- <sup>(9)</sup>Related to JEDEC JESD78C Sep. 2010

Table 2: Operating conditions

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	1.5 to 5.5	V
V <sub>icm</sub>	Common-mode input voltage range	(V <sub>CC-</sub> ) - 0.1 to (V <sub>CC+</sub> ) + 0.1	
T <sub>oper</sub>	Operating free-air temperature range	-40 to 85	°C

### 3 Electrical characteristics

Table 3: Electrical characteristics at (VCC+) = 1.8 V with (VCC-) = 0 V, Vicm = VCC/2, Tamb = 25 °C, and RL = 1 MΩ connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
V <sub>io</sub>	Input offset voltage	T = 25 °C			150	μV
		-40 °C < T < 85 °C			235	
ΔV <sub>io</sub> /ΔT	Input offset voltage drift	-40 °C < T < 85 °C			1.4	μV/°C
ΔV <sub>io</sub>	Long-term input offset voltage drift	T = 25 °C <sup>(1)</sup>		TBD		μV/√month
I <sub>io</sub>	Input offset current <sup>(2)</sup>	T = 25 °C		1	10	pA
		-40 °C < T < 85 °C			50	
I <sub>ib</sub>	Input bias current <sup>(2)</sup>	T = 25 °C		1	10	pA
		-40 °C < T < 85 °C			50	
CMR	Common mode rejection ratio, 20 log (ΔV <sub>icm</sub> /ΔV <sub>io</sub> ), V <sub>icm</sub> = 0 to 1.8 V	T = 25 °C	76	107		dB
		-40 °C < T < 85 °C	71			
A <sub>vd</sub>	Large signal voltage gain, V <sub>out</sub> = 0.2 V to (V <sub>CC+</sub> ) - 0.2 V	R <sub>L</sub> = 100 kΩ, T = 25 °C	95	120		dB
		R <sub>L</sub> = 100 kΩ, -40 °C < T < 85 °C	90			
V <sub>OH</sub>	High-level output voltage, (drop from V <sub>CC+</sub> )	R <sub>L</sub> = 10 kΩ, T = 25 °C		10	25	mV
		R <sub>L</sub> = 10 kΩ, -40 °C < T < 85 °C			40	
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> = 10 kΩ, T = 25 °C		8	25	mV
		R <sub>L</sub> = 10 kΩ, -40 °C < T < 85 °C			40	
I <sub>out</sub>	Output sink current, V <sub>out</sub> = V <sub>CC</sub> , V <sub>ID</sub> = -200 mV	T = 25 °C	2.8	5		mA
		-40 °C < T < 85 °C	1.5			
	Output source current, V <sub>out</sub> = 0 V, V <sub>ID</sub> = 200 mV	T = 25 °C	2	4		
		-40 °C < T < 85 °C	1.5			
I <sub>CC</sub>	Supply current (per channel), no load, V <sub>out</sub> = V <sub>CC</sub> /2	T = 25 °C		900	1200	nA
		-40 °C < T < 85 °C			1480	
<b>AC performance</b>						
GBP	Gain bandwidth product	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 60 pF		10		kHz
F <sub>u</sub>	Unity gain frequency			8		
Φ <sub>m</sub>	Phase margin			60		degrees
G <sub>m</sub>	Gain margin			10		dB
SR	Slew rate (10 % to 90 %)	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 60 pF, V <sub>out</sub> = 0.3 V to (V <sub>CC+</sub> ) - 0.3 V		2.5		V/ms
e <sub>n</sub>	Equivalent input noise voltage	f = 100 Hz		220		nV/√Hz
f <sub>e<sub>n</sub></sub>	Low-frequency, peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		3.8		μV <sub>pp</sub>
t <sub>rec</sub>	Overload recovery time	100 mV from rail in comparator, R <sub>L</sub> = 100 kΩ, V <sub>ID</sub> = ±1 V, -40 °C < T < 85 °C		325		μs

**Notes:**

<sup>(1)</sup>Typical value is based on the  $V_{io}$  drift observed after 1000h at 85 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration

<sup>(2)</sup>Guaranteed by design

Table 4: Electrical characteristics at (VCC+) = 3.3 V with (VCC-) = 0 V, Vicm = VCC/2, Tamb = 25 °C, and RL = 1 MΩ connected to VCC/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
V <sub>io</sub>	Input offset voltage	T = 25 °C			150	μV
		-40 °C < T < 85 °C			235	
ΔV <sub>io</sub> /ΔT	Input offset voltage drift	-40 °C < T < 85 °C			1.4	μV/°C
ΔV <sub>io</sub>	Long-term input offset voltage drift	T = 25 °C <sup>(1)</sup>		TBD		μV/√month
I <sub>io</sub>	Input offset current <sup>(2)</sup>	T = 25 °C		1	10	pA
		-40 °C < T < 85 °C			50	
I <sub>ib</sub>	Input bias current <sup>(2)</sup>	T = 25 °C		1	10	pA
		-40 °C < T < 85 °C			50	
CMR	Common mode rejection ratio, 20 log (ΔV <sub>icm</sub> /ΔV <sub>io</sub> ), V <sub>icm</sub> = 0 to 3.3 V	T = 25 °C	81	110		dB
		-40 °C < T < 85 °C	76			
A <sub>vd</sub>	Large signal voltage gain, V <sub>out</sub> = 0.2 V to (V <sub>CC+</sub> ) - 0.2 V	R <sub>L</sub> = 100 kΩ, T = 25 °C	105	130		dB
		R <sub>L</sub> = 100 kΩ, -40 °C < T < 85 °C	105			
V <sub>OH</sub>	High-level output voltage, (drop from V <sub>CC+</sub> )	R <sub>L</sub> = 10 kΩ, T = 25 °C		10	25	mV
		R <sub>L</sub> = 10 kΩ, -40 °C < T < 85 °C			40	
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> = 10 kΩ, T = 25 °C		7	25	mV
		R <sub>L</sub> = 10 kΩ, -40 °C < T < 85 °C			40	
I <sub>out</sub>	Output sink current, V <sub>out</sub> = V <sub>CC</sub> , V <sub>ID</sub> = -200 mV	T = 25 °C	12	22		mA
		-40 °C < T < 85 °C	6			
	Output source current, V <sub>out</sub> = 0 V, V <sub>ID</sub> = 200 mV	T = 25 °C	9	18		
		-40 °C < T < 85 °C	5			
I <sub>CC</sub>	Supply current (per channel), no load, V <sub>out</sub> = V <sub>CC</sub> /2	T = 25 °C		900	1200	nA
		-40 °C < T < 85 °C			1480	
<b>AC performance</b>						
GBP	Gain bandwidth product	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 60 pF		11		kHz
F <sub>u</sub>	Unity gain frequency			10		
Φ <sub>m</sub>	Phase margin			60		degrees
G <sub>m</sub>	Gain margin			7		dB
SR	Slew rate (10 % to 90 %)	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 60 pF, V <sub>out</sub> = 0.3 V to (V <sub>CC+</sub> ) - 0.3 V		2.5		V/ms
e <sub>n</sub>	Equivalent input noise voltage	f = 100 Hz		220		nV/√Hz
f <sub>e<sub>n</sub></sub>	Low-frequency, peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		3.7		μV <sub>pp</sub>
t <sub>rec</sub>	Overload recovery time	100 mV from rail in comparator, R <sub>L</sub> = 100 kΩ, V <sub>ID</sub> = ±1 V, -40 °C < T < 85 °C		630		μs

**Notes:**

<sup>(1)</sup>Typical value is based on the  $V_{io}$  drift observed after 1000h at 85 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration

<sup>(2)</sup>Guaranteed by design

**Table 5: Electrical characteristics at (VCC+) = 5 V with (VCC-) = 0 V, Vicm = VCC/2, Tamb = 25 °C, and RL = 1 MΩ connected to VCC/2 (unless otherwise specified)**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>DC performance</b>						
V <sub>io</sub>	Input offset voltage	T = 25 °C			150	μV
		-40 °C < T < 85 °C			235	
ΔV <sub>io</sub> /ΔT	Input offset voltage drift	-40 °C < T < 85 °C			1.4	μV/°C
ΔV <sub>io</sub>	Long-term input offset voltage drift	T = 25 °C <sup>(1)</sup>		TBD		μV/√month
I <sub>io</sub>	Input offset current <sup>(2)</sup>	T = 25 °C		1	10	pA
		-40 °C < T < 85 °C			50	
I <sub>ib</sub>	Input bias current <sup>(2)</sup>	T = 25 °C		1	10	pA
		-40 °C < T < 85 °C			50	
CMR	Common mode rejection ratio, 20 log (ΔV <sub>icm</sub> /ΔV <sub>io</sub> ), V <sub>icm</sub> = 0 to 4.4 V	T = 25 °C	90	121		dB
		-40 °C < T < 85 °C	90			
	Common mode rejection ratio, 20 log (ΔV <sub>icm</sub> /ΔV <sub>io</sub> ), V <sub>icm</sub> = 0 to 5 V	T = 25 °C	85	112		
		-40 °C < T < 85 °C	80			
SVR	Supply voltage rejection ratio, V <sub>CC</sub> = 1.5 to 5.5 V, V <sub>icm</sub> = 0 V	T = 25 °C	92	116		
		-40 °C < T < 85 °C	84			
A <sub>vd</sub>	Large signal voltage gain, V <sub>out</sub> = 0.2 V to (V <sub>CC+</sub> ) - 0.2 V	R <sub>L</sub> = 100 kΩ, T = 25 °C	105	135		
		R <sub>L</sub> = 100 kΩ, -40 °C < T < 85 °C	101			
V <sub>OH</sub>	High-level output voltage, (drop from V <sub>CC+</sub> )	R <sub>L</sub> = 10 kΩ, T = 25 °C		10	25	mV
		R <sub>L</sub> = 10 kΩ, -40 °C < T < 85 °C			40	
V <sub>OL</sub>	Low-level output voltage	R <sub>L</sub> = 10 kΩ, T = 25 °C		7	25	mV
		R <sub>L</sub> = 10 kΩ, -40 °C < T < 85 °C			40	
I <sub>out</sub>	Output sink current, V <sub>out</sub> = V <sub>CC</sub> , V <sub>ID</sub> = -200 mV	T = 25 °C	30	45		mA
		-40 °C < T < 85 °C	15			
	Output source current, V <sub>out</sub> = 0 V, V <sub>ID</sub> = 200 mV	T = 25 °C	25	41		
		-40 °C < T < 85 °C	18			
I <sub>CC</sub>	Supply current (per channel), no load, V <sub>out</sub> = V <sub>CC</sub> /2	T = 25 °C		950	1350	nA
		-40 °C < T < 85 °C			1620	
<b>AC performance</b>						
GBP	Gain bandwidth product	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 60 pF		11.5		kHz
F <sub>u</sub>	Unity gain frequency			10		
Φ <sub>m</sub>	Phase margin			60		degrees
G <sub>m</sub>	Gain margin			7		dB
SR	Slew rate (10 % to 90 %)	R <sub>L</sub> = 1 MΩ, C <sub>L</sub> = 60 pF, V <sub>out</sub> = 0.3 V to (V <sub>CC+</sub> ) - 0.3 V		2.7		V/ms
e <sub>n</sub>	Equivalent input noise voltage	f = 100 Hz		200		nV/√Hz
f <sub>e<sub>n</sub></sub>	Low-frequency, peak-to-peak input noise	Bandwidth: f = 0.1 to 10 Hz		3.6		μV <sub>pp</sub>

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{rec}$	Overload recovery time	100 mV from rail in comparator, $R_L = 100\text{ k}\Omega$ , $V_{ID} = \pm 1\text{ V}$ , $-40\text{ }^\circ\text{C} < T < 85\text{ }^\circ\text{C}$		940		$\mu\text{s}$
EMIRR	Electromagnetic interference rejection ratio <sup>(3)</sup>	$V_{in} = -10\text{ dBm}$ , $f = 400\text{ MHz}$		54		dB
		$V_{in} = -10\text{ dBm}$ , $f = 900\text{ MHz}$		79		
		$V_{in} = -10\text{ dBm}$ , $f = 1.8\text{ GHz}$		65		
		$V_{in} = -10\text{ dBm}$ , $f = 2.4\text{ GHz}$		65		

**Notes:**

<sup>(1)</sup>Typical value is based on the  $V_{io}$  drift observed after 1000h at 85 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration

<sup>(2)</sup>Guaranteed by design

<sup>(3)</sup>Based on evaluations performed only in conductive mode

# 4 Electrical characteristic curves









Figure 8: Input bias current vs. temperature at mid VICM




Figure 9: Input bias current vs. temperature at low VICM




Figure 10: Input bias current vs. temperature at high VICM




Figure 11: Output characteristics at 1.8 V supply voltage




Figure 12: Output characteristics at 3.3 V supply voltage




Figure 13: Output characteristics at 5 V supply voltage




Figure 14: Output saturation with a sine wave on the input




Figure 15: Output saturation with a square wave on the input




Figure 16: Phase reversal free




Figure 17: Slew rate vs. supply voltage




Figure 18: Output swing vs. input signal frequency

















Figure 19: Triangulation of a sine wave







## 5 Application information

### 5.1 Nanopower applications

The TSU111 can operate from 1.5 V to 5.5 V. The parameters are fully specified at 1.8 V, 3.3 V, and 5 V supply voltages and are very stable in the full  $V_{CC}$  range. Additionally, the main specifications are guaranteed on the industrial temperature range from -40 to 85 °C. The estimated lifetime of the TSU111 exceeds 25 years if supplied by a CR2032 battery (see [Figure 32: "CR2032 battery"](#)).

Figure 32: CR2032 battery



### 5.1.1 Schematic optimization aiming for nanopower

To benefit from the full performance of the TSU111, the impedances must be maximized so that current consumption is not lost where it is not required.

For example, an aluminum electrolytic capacitance can have significantly high leakage. This leakage may be greater than the current consumption of the op amp. For this reason, ceramic type capacitors are preferred.

For the same reason, big resistor values should be used in the feedback loop. However, there are two main limitations to be considered when choosing a resistor.

1. Noise generated: a 100 k $\Omega$  resistor generates 40 nV/ $\sqrt{\text{Hz}}$ , a bigger resistor value generates even more noise.
2. Leakage on the PCB: leakage can be generated by moisture. This can be improved by using a specific coating process on the PCB.


### 5.1.2 PCB layout considerations

For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible to the power supply pins.

Minimizing the leakage from sensitive high impedance nodes on the inputs of the TSU111 can be performed with a guarding technique. The technique consists of surrounding high impedance tracks by a low impedance track (the ring). The ring is at the same electrical potential as the high impedance node.

Therefore, even if some parasitic impedance exists between the tracks, no leakage current can flow through them as they are at the same potential (see [Figure 33: "Guarding on the PCB"](#)).

Figure 33: Guarding on the PCB



## 5.2 Rail-to-rail input

The TSU111 is built with two complementary PMOS and NMOS input differential pairs. Thus, the device has a rail-to-rail input, and the input common mode range is extended from  $(V_{CC-}) - 0.1 \text{ V}$  to  $(V_{CC+}) + 0.1 \text{ V}$ .

The TSU111 has been designed to prevent phase reversal behavior.

## 5.3 Input offset voltage drift over temperature

The maximum input voltage drift variation over temperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift over temperature is computed using [Equation 1](#).

### Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25 \text{ °C})}{T - 25 \text{ °C}} \right|$$

Where T = -40 °C and 85 °C.

The TSU111 datasheet maximum values are guaranteed by measurements on a representative sample size ensuring a  $C_{pk}$  (process capability index) greater than 1.3.

## 5.4 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using [Equation 2](#).

### Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

$A_{FV}$  is the voltage acceleration factor

$\beta$  is the voltage acceleration constant in 1/V, constant technology parameter ( $\beta = 1$ )

$V_S$  is the stress voltage used for the accelerated test

$V_U$  is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in [Equation 3](#).

**Equation 3**

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left( \frac{1}{T_U} - \frac{1}{T_S} \right)}$$

Where:

$A_{FT}$  is the temperature acceleration factor

$E_a$  is the activation energy of the technology based on the failure rate

$k$  is the Boltzmann constant ( $8.6173 \times 10^{-5}$  eV.K<sup>-1</sup>)

$T_U$  is the temperature of the die when  $V_U$  is used (°K)

$T_S$  is the temperature of the die under temperature stress (°K)

The final acceleration factor,  $A_F$ , is the multiplication of the voltage acceleration factor and the temperature acceleration factor ([Equation 4](#)).

**Equation 4**

$$A_F = A_{FT} \times A_{FV}$$

$A_F$  is calculated using the temperature and voltage defined in the mission profile of the product. The  $A_F$  value can then be used in [Equation 5](#) to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

**Equation 5**

$$\text{Months} = A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$$

To evaluate the op amp reliability, a follower stress condition is used where  $V_{CC}$  is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The  $V_{io}$  drift (in  $\mu\text{V}$ ) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see [Equation 6](#)).

**Equation 6**

$$V_{CC} = \max V_{op} \text{ with } V_{icm} = V_{CC} / 2$$

The long term drift parameter ( $\Delta V_{io}$ ), estimating the reliability performance of the product, is obtained using the ratio of the  $V_{io}$  (input offset voltage value) drift over the square root of the calculated number of months ([Equation 7](#)).

**Equation 7**

$$\Delta V_{io} = \frac{V_{io} \text{ drift}}{\sqrt{(\text{months})}}$$

Where  $V_{io}$  drift is the measured drift value in the specified test conditions after 1000 h stress duration.

## 5.5 Using the TSU111 with sensors

The TSU111 has MOS inputs, thus input bias currents can be guaranteed down to 10 pA maximum at ambient temperature. This is an important parameter when the operational amplifier is used in combination with high impedance sensors.

The TSU111 is perfectly suited for trans-impedance configuration. This configuration allows a current to be converted into a voltage value with a gain set by the user. It is an ideal choice for portable electrochemical gas sensing or photo/UV sensing applications. The TSU111, using trans-impedance configuration, is able to provide a voltage value based on the physical parameter sensed by the sensor.

### 5.5.1 Electrochemical gas sensors

The output current of electrochemical gas sensors is generally in the range of tens of nA to hundreds of  $\mu\text{A}$ . As the input bias current of the TSU111 is very low (see [Figure 8](#), [Figure 9](#), and [Figure 10](#)) compared to these current values, the TSU111 is well adapted for use with the electrochemical sensors of two or three electrodes. [Figure 35: "Potentiostat schematic using the TSU111"](#) shows a potentiostat (electronic hardware required to control a three electrode cell) schematic using the TSU111. In such a configuration, the devices minimize leakage in the reference electrode compared to the current being measured on the working electrode.

Another great advantage of TSU111 versus the competition is its low noise for low frequencies (3.6  $\mu\text{Vpp}$  over 0.1 to 10Hz), and low input offset voltage of 150 $\mu\text{V}$  max. These improved parameters for the same power consumption allow a better accuracy.

Figure 34: Trans-impedance amplifier schematic





Figure 35: Potentiostat schematic using the TSU111



## 5.6 Fast desaturation

When the TSU111 goes into saturation mode, it takes a short period of time to recover, typically 630  $\mu\text{s}$ . When recovering after saturation, the TSU111 does not exhibit any voltage peaks that could generate issues (such as false alarms) in the application (see [Figure 14](#)).

We can observe that this circuit still exhibits good gain even close to the rails i.e.  $A_{vd}$  greater than 105 dB for  $V_{cc} = 3.3\text{ V}$  with  $V_{out}$  varying from 200 mV up to a supply voltage minus 200 mV. With a trans-impedance schematic, a voltage reference can be used to keep the signal away from the supply rails.


## 5.7 Using the TSU111 in comparator mode

The TSU111 can be used as a comparator. In this case, the output stage of the device always operates in saturation mode. In addition, [Figure 3](#) shows that the current consumption is not higher and even decreases smoothly close to the rails. The TSU111 is obviously an operational amplifier and is therefore optimized for use in linear mode. We recommend using the TS88 series of nanopower comparators if the primary function is to perform a signal comparison only.

## 5.8 ESD structure of the TSU111

The TSU111 is protected against electrostatic discharge (ESD) with dedicated diodes (see [Figure 36: "ESD structure"](#)). These diodes must be considered at application level especially when signals applied on the input pins go beyond the power supply rails ( $V_{CC+}$ ) or ( $V_{CC-}$ ).

Figure 36: ESD structure



Current through the diodes must be limited to a maximum of 10 mA as stated in [Table 1: "Absolute maximum ratings \(AMR\)"](#). A serial resistor on the inputs can be used to limit this current.

## 5.9 EMI robustness of nanopower devices

Nanopower devices exhibit higher impedance nodes and consequently they are more sensitive to EMI. To improve the natural robustness of the TSU111 device, we recommend to add three capacitors of around 22 pF each between the two inputs, and between each input and ground. These capacitors will lower the impedance of the input at high frequencies and therefore reduce the impact of the radiation.

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 6.1 SC70-5 (or SOT323-5) package information

Figure 37: SC70-5 (or SOT323-5) package outline




Table 6: SC70-5 (or SOT323-5) mechanical data

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.80		1.10	0.032		0.043
A1			0.10			0.004
A2	0.80	0.90	1.00	0.032	0.035	0.039
b	0.15		0.30	0.006		0.012
c	0.10		0.22	0.004		0.009
D	1.80	2.00	2.20	0.071	0.079	0.087
E	1.80	2.10	2.40	0.071	0.083	0.094
E1	1.15	1.25	1.35	0.045	0.049	0.053
e		0.65			0.025	
e1		1.30			0.051	
L	0.26	0.36	0.46	0.010	0.014	0.018
<	0°		8°	0°		8°

## 6.2 DFN6 1.2x1.3 package information

Figure 38: DFN6 1.2x1.3 package outline




Table 7: DFN6 1.2x1.3 mechanical data

Ref	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.31	0.38	0.40	0.012	0.015	0.016
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.15	0.18	0.25	0.006	0.007	0.010
c		0.05			0.002	
D		1.20			0.047	
E		1.30			0.051	
e		0.40			0.016	
L	0.475	0.525	0.575	0.019	0.021	0.023
L3	0.375	0.425	0.475	0.015	0.017	0.019

Figure 39: DFN6 1.2x1.3 recommended footprint




Table 8: DFN6 1.2x1.3 recommended footprint data

Dimensions		
Ref	Millimeters	Inches
A	4.00	0.158
B		
C	0.50	0.020
D	0.30	0.012
E	1.00	0.039
F	0.70	0.028
G	0.66	0.026

## 7 Ordering information

Table 9: Order codes

Order code	Temperature range	Package <sup>(1)</sup>	Marking
TSU111IQ1T	-40 °C to 85 °C	DFN6 1.2x1.3	K8
TSU111ICT		SC70-5	

**Notes:**

<sup>(1)</sup>All devices are delivered in tape and reel packing

## 8 Revision history

Table 10: Document revision history

Date	Revision	Changes
17-Oct-2016	1	Initial release
14-Nov-2016	2	<i>Features</i> : added "rail-to-rail input and output". <i>Description</i> : updated the maximum ultra low-power consumption of TSU111 op amp. <i>Applications</i> : updated <i>Table 5</i> : added EMIRR typ values Added <i>Section 5.9: "EMI robustness of nanopower devices"</i>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved